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ABSTRACT
The semiconductor nanowire has been widely studied over the past decade and
identified as a promising nanotechnology building block with application in
photonics and electronics. The flexible bottom-up approach to nanowire growth
allows for straightforward fabrication of complex 1D nanostructures with
interesting optical, electrical, and mechanical properties. III–V nanowires in
particular are useful because of their direct bandgap, high carrier mobility, and
ability to form heterojunctions and have been used to make devices such as
light-emitting diodes, lasers, and field-effect transistors. However, crystal defects
are widely reported for III–V nanowires when grown in the common out-of-plane
〈1 1 1〉B direction. Furthermore, commercialization of nanowires has been
limited by the difficulty of assembling nanowires with predetermined position
and alignment on a wafer-scale.
In this thesis, planar III–V nanowires are introduced as a low-defect and
integratable nanotechnology building block grown with metalorganic chemical
vapor deposition. Planar GaAs nanowires grown with gold seed particles
self-align along the 〈1 1 0〉 direction on the (0 0 1) GaAs substrate. Transmission
electron microscopy reveals that planar GaAs nanowires are nearly free of
crystal defects and grow laterally and epitaxially on the substrate surface. The
nanowire morphology is shown to be primarily controlled through growth
temperature and an ideal growth window of 470 ± 10 ◦C is identified for planar
GaAs nanowires. Extension of the planar growth mode to other materials is
demonstrated through growth of planar InAs nanowires. Using a sacrificial
layer, the transfer of planar GaAs nanowires onto silicon substrates with control
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over the alignment and position is presented. A metal-semiconductor field-effect
transistor fabricated with a planar GaAs nanowire shows bulk-like low-field
electron transport characteristics with high mobility. The aligned planar
geometry and excellent material quality of planar III–V nanowires may lead to
highly integrated III–V nanophotonics and nanoelectronics.
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CHAPTER 1
INTRODUCTION
The semiconductor nanowire (NW) has recently emerged as a promising 1D
nanotechnology block with wide application in photonics [1], electronics [2], and
the life sciences [3] among other fields. The bottom-up approach to
semiconductor NW growth has enabled the fabrication of sophisticated 1D
structures with unique electrical, optical, and mechanical properties that would
otherwise be difficult or impossible with conventional 2D film epitaxial
semiconductor growth. Nanowires have been grown using a number of
techniques including chemical vapor deposition (CVD) [4], laser ablation [5],
metalorganic chemical vapor deposition (MOCVD) [6], chemical beam epitaxy
(CBE) [7], and molecular beam epitaxy (MBE) [8]. To date, most classes of
electronic and photonic devices have been demonstrated using NWs, including
field-effect transistors [9], lasers [10], light-emitting diodes [11],
photodetectors [12], and solar cells [13] among others.
1.1 Vapor-liquid-solid growth of semiconductor nanowires
Semiconductor NWs are most frequently grown with the vapor-liquid-solid
(VLS) mechanism first described by Wagner and Ellis in their seminal work on
silicon (Si) whiskers [14]. In this approach, a liquid metal seed particle is used to
nucleate and grow a NW with a diameter roughly the same as the seed particle.
For example, illustrated in Fig. 1.1, Si NWs can be grown with the VLS
mechanism by first depositing a metal seed particle such as gold (Au) on a Si
(1 1 1) substrate. Au is often used to seed NW growth because it forms a stable,
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low temperature eutectic with many important semiconductors. The Si
substrate is heated above the eutectic temperature (363 ◦C) of Au and Si to
form a liquid Au-Si alloy. In the presence of a Si vapor phase precursor such as
silane (SiH4), the Au seed particle will act as a sink to collect Si from the
surrounding vapor. The Au seed particle will then become supersaturated with
Si, which will force the precipitation of a solid phase crystalline Si NW. With
continued precursor flow, the NW will extend axially as additional Si is
precipitated from the Au seed particle. As illustrated in Fig 1.1, the Si NWs
tend to grow vertically on the (1 1 1) substrate for reasons described later in this
chapter. The VLS method described above applies similarly for growth with
other semiconducting materials such as GaAs, InP, or InAs. A different growth
mechanism known as vapor-solid-solid (VSS) in which the seed particle is solid
has also been used to describe NW growth [15,16].
The VLS mechanism has proven to be extremely flexible and to allow for the
controlled growth of complex nanostructures. For example, heterojunctions can
be formed axially along the NW simply by modifying the material precursors
present in the reaction chamber [6,17–20]. Radial heterojunctions can instead be
formed if the reaction temperature is increased to suppress the VLS growth and
enhance deposition of material on the sidewalls of the NW [21]. Axial and radial
impurity doping for both n-type and p-type materials can be achieved by adding
a suitable precursor [22,23]. Nanowire heterojunctions can be highly
lattice-mismatched as the induced strain can be coherently accommodated
through lateral relaxation [24]. For the same reason, NWs can be grown
relatively defect-free on highly dissimilar substrate materials (e.g. III–V NWs on
Si substrates [25]) that would otherwise be extremely difficult as
two-dimensional thin films.
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1.2 Nanowire growth directions
Nanowires generally grow in the crystal direction that minimizes the total free
energy which, in most cases, is dominated by the surface free energy of the
interface between the semiconductor and the metal seed particle. For diamond
and zinc-blende crystals (i.e. Si, Ge, GaAs, InP) it has been widely observed
that the semiconductor–seed interface often forms a single surface at the
low-energy (1 1 1) plane and thus NWs tend to grow in the 〈1 1 1〉 direction for
most growth conditions. For compound zinc-blende semiconductors and their
alloys (i.e. GaAs, GaP, InAs and InP), 〈1 1 1〉 directions can be further
distinguished into 〈1 1 1〉A and 〈1 1 1〉B depending upon the atomic layering
sequence. The (1 1 1)B (group V terminated) is the lower energy plane [26] and
therefore NWs have been generally observed to grow in the 〈1 1 1〉B
direction [27]. Nanowires with a wurtzite crystal structure (e.g. ZnO, GaN) are
often observed to grow along the [0 0 0 1] direction (c-axis). III–V NWs can also
form a wurtzite crystal structure or exhibit polytypism switching between
zinc-blende and wurtzite.
Growth substrates are often chosen such that the NW growth direction is
normal to the growth plane. For example, NWs with cubic crystal structure are
often epitaxially grown on (1 1 1) substrates to achieve vertically aligned,
out-of-plane NW growth along the surface normal. In the case of compound
semiconductor NWs, (1 1 1)B substrates are chosen for vertically aligned 〈1 1 1〉B
NWs. Similarly, vertically aligned wurtzite ZnO and GaN NWs can be grown on,
for example, a-plane sapphire substrates. By patterning the metal seeds through
e-beam [28,29] or nanoimprint lithography [30] on proper substrates, it is
possible to achieve extremely uniform arrays of vertical position-controlled NWs.
Summarized in Tables 1.1 and 1.2 (and illustrated schematically in Fig. 1.2)
are the available out-of-plane 〈1 1 1〉 and 〈1 1 1〉B directions for several key
elemental and compound semiconductor substrates, respectively. In Fig. 1.2,
both the elemental and compound substrates are combined into the same
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schematic and the 〈1 1 1〉B direction is specified by gray shading. As can be seen
from Fig. 1.2(a)–(b), for NWs grown on the (1 1 1) elemental substrate, the
surface normal is actually one of four available out-of-plane 〈1 1 1〉 directions
(the other three being angled 19.5◦ from the surface and azimuthally separated
by 120◦ from each other). Nanowires generally prefer the vertical 〈1 1 1〉
direction, although this is not strictly true for all growth conditions and adds
additional complication if only the vertical 〈1 1 1〉 growth direction is desired.
On (0 0 1) substrates, as shown in Fig. 1.2(c)–(d), elemental semiconductor NWs
will grow in one of four out-of-plane 〈1 1 1〉 directions (angled 35.3◦ from the
surface and azimuthally separated 90◦ from each other). Finally, on the (1 1 0)
substrate there are two available 〈1 1 1〉 directions separated 180◦ from each
other and angled 54.7◦ from the substrate surface [Fig. 1.2(e)–(f)]. For NWs
grown on the (1 1 1)B compound semiconductor substrate, as shown in Fig.
1.2(a)–(b), there is only one available 〈1 1 1〉B direction (the surface normal).
Nanowires grow in this direction under most growth conditions; thus vertically
aligned arrays of III–V NWs are then considerably easier to fabricate. On the
compound semiconductor (0 0 1) substrate, NWs orient in the two available
out-of-plane 〈1 1 1〉B directions azimuthally separated by 180◦ [Fig. 1.2(c)–(d)].
On the compound semiconductor (1 1 0) substrate, there is only one available
〈1 1 1〉B direction [Fig. 1.2(e)–(f)].
1.2.1 Control of the nanowire growth direction
Although NWs generally grow only in preferred growth directions described
above (e.g. 〈1 1 1〉), other growth directions have been occasionally reported
such as 〈0 0 1〉 [31], 〈1 1 0〉 [8], and 〈1 1 2〉 [32] for NWs with cubic crystal
structure. Wurtzite nanowires have been observed to grow along several different
directions, including the a-axis [33] and m-axis [5]. The structural, mechanical,
electrical, and optical properties may vary with growth direction, and thus NWs
with non-conventional orientations are of scientific interest. In particular, III–V
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NWs often exhibit a high density of stacking faults when grown in the 〈1 1 1〉B
direction, whereas growth in other directions is generally defect-free. From a
practical point-of-view, control of orientation is critical to the manufacturability
of NW arrays. Although researchers have had much success in fabricating small
arrays of vertically oriented 〈1 1 1〉 NWs [28], commercial logic products based
on such arrays will require millions (sometimes billions) of NWs. Complete
control over the NW orientation such that the NWs grow solely in the vertical
〈1 1 1〉 direction is then critical: a single NW growing in a non-〈1 1 1〉 direction
may be the difference between a yielding and a faulty chip.
A number of factors have been reported to influence the growth direction
including NW diameter [34], seed particle composition [35], substrate surface
treatment [31], and growth conditions [4, 36]. Perhaps the simplest way to
change the growth direction (relative to growth surface) is to change the
substrate orientation as described in the previous section. The use of growth
conditions as an in-situ method to control growth direction is a particularly
desirable approach. For example, by changing the total pressure in a growth
reactor it was shown that it is possible to controllably change the growth
direction of Si NWs from 〈1 1 1〉 to 〈1 1 2〉 [36].
1.2.2 In-plane nanowires
There are distinct advantages to growing NWs in a direction parallel and
in-plane with the growth surface. For example, the vertical type geometry (e.g.
〈1 1 1〉 NWs grown on a 〈1 1 1〉 substrate) results in a high aspect ratio that
complicates device fabrication and requires advanced processing techniques.
NWs grown in-plane with the growth surface are more suitable for conventional
planar processing techniques. A non-growth approach to achieving in-plane
NWs is to simply remove NWs from a growth substrate and disperse them such
that they lie horizontally on another host substrate. For example, NWs can be
cleaved from the growth substrate and suspended in a solvent through
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sonication. The suspended NWs can then be dispersed onto an arbitrary
substrate and fabricated into devices, although such ex-situ assembly methods
only coarsely align the NWs in-plane and without control of the position of
individual NWs on a wafer-scale [37].
There are generally two approaches to achieve in-plane NWs through an
in-situ growth technique: (1 ) grow NWs from etched facets (such as sidewalls
and V-grooves) on the substrate surface and (2 ) grow NWs in the plane of the
substrate surface under unconventional growth conditions. The first approach
was initially demonstrated using GaAs [38] but has been more frequently used
for Si [39]. On the Si (1 1 0) substrate, deep trenches with (1 1 1) sidewalls can be
easily formed with an anisotropic etch. Au seed particles can then be deposited
and 〈1 1 1〉 Si NWs can nucleate on one (1 1 1) sidewall and bridge over to the
adjacent sidewall. A similar approach can be used for other material systems.
In-plane growth modes have been observed for several different NW materials.
For example, planar-like crawling ZnO NWs have been commonly observed on
sapphire and GaN substrate surfaces mixed with other ZnO NW vertical growth
modes [40,41]. These crawling ZnO NWs are generally observed to be root-like
and grow in a random direction without clear crystallographic relationship with
the underlying substrate, have poor crystallinity [42], and are thus generally
considered to be a nuisance, for example when interpreting photoluminescence
emission spectra. Nikoobakht et al. demonstrated the growth of well-aligned
planar ZnO NWs on a-plane sapphire substrate using a phase transport process
and Au seed particles [43]. The growth axis of the planar ZnO NWs was along
the ± [1 1 0 0] directions which are also parallel with the [1 1 0 0] direction of the
sapphire substrate, suggesting an epitaxial relationship between the NW and
substrate.
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1.3 Planar III–V nanowires
The controlled growth of planar 〈1 1 0〉 GaAs NWs on the (0 0 1) GaAs surface
was recently demonstrated by our research group using atmospheric pressure
MOCVD and Au seed particles [44,45] and is the focus of this thesis. Such
planar 〈1 1 0〉 GaAs NWs are self-aligned along the [1 1 0] and [1 1 0] directions,
nearly defect-free, and have an epitaxial relationship with the (0 0 1) surface.
Growth of planar InAs NWs on the (0 0 1) GaAs surface indicates the planar
growth mode may be extended to other III–V materials. There have been a
handful of earlier reports of planar GaAs NW growth on (0 0 1) substrates
although through an uncontrolled manner. Furthermore, the length of the
planar NW was limited to less than a few hundreds of nanometers before the
NW abruptly changed to the 〈1 1 1〉B growth direction [46–48].
In Chapter 2, the MOCVD growth and structural characterization of GaAs
and InAs planar NWs will be discussed. By growing planar NWs on a sacrificial
layer it will be shown in Chapter 3 that planar NWs are ideally suited for
transfer-printing on wafer-scale to arbitrary substrates. In Chapter 4, a
metal-semiconductor field effect transistor fabricated with a n-type GaAs planar
NW will be analyzed. Finally, the thesis will be summarized in Chapter 5,
including the outlook for III–V planar NWs as a useful nanoelectronic and
nanophotonic building block.
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1.4 Figures and tables
Figure 1.1: Simplified illustration showing the VLS growth of a single Si NW.
(a) Au seeds are deposited onto a (1 1 1) substrate and heated above the eutectic
temperature (363 ◦C) of Au and Si. (b) Si gas precursor (e.g. SiH4) is
introduced into the growth reactor. The Au seed becomes supersaturated with
collected Si, which precipitates to form a 1D single crystal Si NW that grows
vertically from the substrate.
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Figure 1.2: Schematic illustration of 〈1 1 1〉 NWs grown epitaxially on several
different substrate orientations. Both elemental and compound semiconductor
substrates are combined into the same illustrations with 〈1 1 1〉B directions
specified via gray shading shading of the NW. (a), (b) (1 1 1)/(1 1 1)B substrate.
(c), (d) (0 0 1) substrate. (e), (f) (1 1 0) substrate. The top view is shown in (a),
(c), (e) and the side view shown in (b), (d), (f).
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Table 1.1: Available 〈1 1 1〉 growth directions and their geometric relationship on
several different elemental semiconductor substrate orientations.
Substrate Number of 〈1 1 1〉
growth directions
Angle with respect
to the substrate
surface
Azimuth between
NWs
(0 0 1) 4 35.3◦ 90◦
(1 1 0) 2 54.7◦ 180◦
(1 1 1) 4 3 directions - 19.5◦ 120◦
1 direction - 90◦ n\a
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Table 1.2: Available 〈1 1 1〉B growth directions and their geometric relationship
on several different compound semiconductor substrate orientations.
Substrate Number of 〈1 1 1〉B
growth directions
Angle with respect
to the substrate
surface
Azimuth between
NWs
(0 0 1) 2 35.3◦ 90◦
(1 1 0) 1 54.7◦ n\a
(1 1 1)A 3 3 directions - 19.5◦ 120◦
(1 1 1)B 1 90◦ n\a
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CHAPTER 2
PLANAR III–V NANOWIRES GROWN WITH
MOCVD
2.1 GaAs nanowire growth with MOCVD
GaAs NWs were grown on (0 0 1) GaAs substrates using a Thomas Swan
atmospheric pressure MOCVD reactor. Trimethylgallium (TMG), and arsine
(AsH3) were used as gallium (Ga), and arsenic (As) precursors respectively.
Substrates were first degreased before colloidal Au seed particles of 5 – 20 nm
nominal diameter were dispersed onto the substrate. Growth substrates were
placed onto a radio frequency (RF) heated graphite susceptor which was then
placed on a rotating quartz pedestal within a vertical quartz reactor. An
infrared (IR) pyrometer was used to monitor the temperature of the susceptor
surface during NW growth. Substrates were first thermally annealed for 10 min
at 625 ◦C under AsH3 overpressure. This step removed the surface native oxide
on the substrate and also alloyed the Au seed particle with the substrate surface.
With continued AsH3 overpressure, the temperature was then ramped down and
allowed to stabilize at the growth temperature (380 – 500 ◦C). TMG was then
flowed into the reactor to initiate growth of GaAs NWs. At the end of the NW
growth, the RF source was turned off and the substrates quickly cooled under
AsH3 overpressure. Nanowires were grown with an excess AsH3 flow of 500 sccm
(> 100 V/III ratio) unless otherwise mentioned.
Nanowires were characterized using a Hitachi 4800 scanning electron
microscope (SEM) operating at 15 kV in secondary electron emission mode at
various stage tilts. Transmission electron microscope (TEM) analysis was
carried out on a JEOL 2010 microscope equipped with a LaB6 filament.
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Elemental analysis using energy dispersive X-ray spectroscopy (EDS) was
conducted with a JEOL 2010F equipped with an Oxford EDS detector.
2.1.1 Temperature dependence of nanowire growth
The effect of temperature on the orientation and morphology of GaAs NWs was
investigated through growth at three separate temperatures. Shown in Fig.
2.1(a)–(d) are SEM images of NWs grown at temperatures of 420, 460, and 520
◦C with 2 min growth times. At the growth temperature of 460 ◦C [Fig.
2.1(a)–(b)], the majority of GaAs NWs are planar and grow in the plane of the
substrate surface self-aligned along anti-parallel [1 1 0] and [1 1 0] directions. The
morphology is smooth for NWs with diameters less than about 30 nm, whereas
noticeable faceting occurs on the sidewalls of larger sized NWs. In contrast, the
large majority of NWs grown at 420 ◦C [Fig. 2.1(c)] are oriented in the 〈1 1 1〉B
direction and angled roughly 35.3◦ from the (0 0 1) surface. Few NWs are also
growing perpendicular to the growth surface in the [0 0 1] direction. At a higher
growth temperature of 520 ◦C [Fig. 2.1(d)], the majority of NWs grow in the
plane of the substrate and along 〈1 1 0〉 directions, although the NWs have a
tapered, triangular shape. The top and sidewall facets of the NW appear to be
[0 0 1] and {1 1 1} respectively [inset of Fig. 2.1(d)]. The growth rate of the
triangular NWs is noticeably slower than the planar NWs grown at the lower
temperature of 460 ◦C. The triangular shape and reduced growth rate are
attributed to temperature-enhanced NW sidewall growth that reduces the
amount of material (presumably Ga) available to the Au seed particle, thereby
limiting the VLS growth rate along the axial direction of the NW. This is similar
to tapered 〈1 1 1〉B NW growth in which a wider NW base is noticeable when
the out-of-plane NWs are grown at relatively high temperatures.
Clearly, growth temperature can be used to modulate the GaAs NW growth
direction, growth rate, and morphology. An Arrhenius plot of the planar NW
growth rate (along the axial direction) is shown in Fig. 2.2 where all data points
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were obtained with equivalent growth conditions (excluding temperature) and 2
min growth times. The axial growth rate initially increases with temperature
before peaking and then falling with increasing temperature. An activation
energy of about 83 kJ/mol is extracted from the low temperature region of the
Arrhenius plot (420–470 ◦C) and is approximately the same as that for bulk
epitaxial growth on (0 0 1) GaAs substrate without Au seed particles.
Furthermore, the temperature at the maximum growth rate (∼ 470 ◦C)
corresponds to the complete pyrolysis temperature of TMG [49]. A similar
activation energy has been reported for 〈1 1 1〉B GaAs NWs grown with
MOCVD and the same precursors [50]. This suggests that the axial NW VLS
growth rate is limited by the cracking efficiency of TMG below the peak
temperature, therefore leading to an increase of growth rate with temperature.
Above the peak temperature, the VLS growth competes with NW sidewall and
epitaxial growth on the substrate surface which results in a decreasing NW axial
growth rate with increasing temperature. An optimum growth temperature
window for the growth of uniform 〈1 1 0〉 planar GaAs NWs exists at 470 ± 10
◦C and corresponds to the region where the axial growth rate is the highest
(specified by shading in Fig. 2.2). As high as 95% yield of planar NWs was
observed in this growth condition region.
2.2 Transmission electron microscopy of planar nanowires
Cross-sectional transmission electron microscope (TEM) specimens were
prepared by gluing two films face-to-face using M-bond, followed by standard
mechanical grinding down to 20 µm thickness and argon ion milling down to
perforation. The films were ground such that the viewing edge was parallel to
the NW growth direction. Shown in Fig. 2.3(a)–(d) are several TEM images of
planar GaAs NWs as viewed along a 〈1 1 0〉 direction. The GaAs NW is clearly
terminated by a Au seed particle as seen in Fig. 2.3(a). Along the growth
direction of the NW there is a somewhat periodic deviation of the NW diameter
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of about ±2.5 nm. Such periodic instability of NW diameter has been reported
for out-of-plane NWs and was attributed to a feedback mechanism in the
supersaturation of the seed particle [51]. A high-resolution TEM (HRTEM)
image shown in Fig. 2.3(b) was obtained at the interface between the GaAs
planar NW and the (0 0 1) GaAs substrate. The {1 1 1} planes of the substrate
clearly extend from the substrate into the NW indicating that the NW is
zinc-blende and grows epitaxially as well as laterally on the substrate surface.
The contrast at the interface is believed to be caused by a difference of TEM
sample thickness between the NW and substrate regions. No misfit dislocations
and only a few stacking faults were found for the roughly 5 µm long NWs that
were examined. Previous reports of GaAs 〈1 1 1〉B NWs showed a high density of
twin boundaries and stacking faults (∼ 5–10 nm in average spacing). Compared
to these 〈1 1 1〉B NWs, the 〈1 1 0〉 NWs have a reduced stacking fault density of
about 3 orders of magnitude.
Shown in Fig. 2.3(c)–(d) are HRTEM images of two types of interfaces
observed between the Au seed particle and GaAs NW. For the Type I interface
in Fig. 2.3(c), a dominant (1 1 1) facet (angled 35.3◦ from the growth substrate)
is observed in addition to (1 1 0) and (0 0 1) facets with surface normals that are
parallel and perpendicular, respectively, with the growth direction. For the Type
II interface in Fig. 2.3(d), only a dominant (0 0 1) and smaller (1 1 0) facets were
observed. The Au seed particle of the Type II interface noticeably deformed to
have a non-hemispherical shape. Compositional analysis of the Au seed particle
using EDS showed a Ga content of about 5% or less, indicative of almost
complete precipitation of Ga out of the Au seed particle during cooldown. It is
possible then that the Type I and Type II interfaces actually formed after the
TMG flow was turned off and the temperature was lowered to cease the growth;
more studies will be needed to confirm this point.
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2.3 Planar nanowire growth mechanism
As described in Chapter 1, the 〈1 1 1〉B direction is the most common NW
growth direction for III–V NWs with cubic crystal structure. On a (0 0 1)
substrate, 〈1 1 1〉B NWs should then grow angled at a 35.3◦ angle with respect
to the substrate surface. In this study, such NWs are observed only at low
growth temperatures (∼ 420 – 440 ◦C), whereas at higher growth temperatures
in-plane growth in the 〈1 1 0〉 direction is almost exclusively observed. Although
the mechanism behind the planar NW growth observed in this study is not yet
clear, there are several characteristics that give insight and will guide future
work to determine the growth mechanism.
It is hypothesized that planar NW growth nucleates and initiates growth in
the angled 〈1 1 1〉B direction via the VLS mechanism but becomes quickly
pinned (within a few monolayers) to the (0 0 1) substrate from growth on the
acute angle sidewall. The planar growth then proceeds laterally by the VLS
mechanism. Through a two-temperature step experiment it was determined that
the nucleation of the NW is the critical step in determining whether or not the
growth will become planar. Nucleation here refers to the period of time between
the end of the anneal step and the first several monolayers of NW growth. As
described in Section 2.2, with the growth conditions used in this study, GaAs
NWs grow in the 〈1 1 1〉B direction with a low growth temperature of 420 ◦C.
But, if the NWs are nucleated first with a growth temperature of 475 ◦C to
cause planar growth followed by a ramp-down of the temperature to 420 ◦C, the
growth will continue to be planar even at the low temperature. This result
indicates the importance of the composition of the Au seed particle during
nucleation, suggesting that a high level of Ga supersaturation is necessary for
planar growth. A similar nucleation-dependent growth direction was observed
by Song et al. for Ge NWs grown on (1 1 0) GaAs substrates and highlights the
importance of the NW nucleation step [52]. Ge NWs initially nucleated and
grew in the 〈1 1 1〉 (out-of-plane) direction before abruptly kinking to the 〈1 1 0〉
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direction after a few hundred nanometers of axial growth. The change of NW
growth direction was attributed to the reduction of the Ga composition within
the Au seed particle as the Ge NW grew away from the substrate. Interestingly,
in previous reports of GaAs planar NWs grown on (0 0 1) substrates, planar NWs
grew only for a few nanometers before abruptly changing to a 〈1 1 1〉B growth
direction [48], suggesting a possible reduction of Ga content within the Au seed
particle after nucleation similar to what was observed by Song et al. However, in
the results reported here, planar NWs did not change growth direction even with
the reduction of temperature mid-growth as described above, indicating that a
minimum level of supersaturation may be required to maintain planar growth.
Described in Chapter 1, the surface free energy of the interface between the
NW and metal seed particles dominates the total free energy and therefore the
NW grows such that the interface is a low-energy plane [e.g. (1 1 1)]. However,
as the NW diameter is scaled, the surface free energy of the side facets becomes
a dominant contribution to the total free energy and the growth direction may
change such that the side facets become reduced energy planes. For example,
Si [34] and ZnSe [53] NWs have been observed to change direction to either
〈1 1 2〉 or 〈1 1 0〉 below a critical diameter (less than about 100 nm). In the case
of planar NWs, 〈1 1 0〉 directed NWs were observed for all diameter ranges (20 –
500 nm) and thus the surface free energy of the side facets and Au-GaAs
interface may play a minor role in the planar growth mechanism. This is further
backed up by the observation of the Type II Au-GaAs interface shown in Fig.
2.3(d) where no low-energy (1 1 1)B plane was observed at the growth front.
2.4 Extension of planar nanowire growth to other III–V
materials
The planar growth mode demonstrated above for GaAs NWs can also be
extended to InAs NWs. There is some controversy over the growth mechanism
behind Au-seeded InAs NW growth. Prior reports of InAs NW growth have
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shown that InAs NW tends to cease above a temperature near the eutectic point
of In and Au, suggesting that InAs NW growth must proceed via a VSS
mechanism [15]. However, another report claims that the group III and group V
gas flow ratios are the critically important growth condition and the cessation
growth temperature can be moved simply by adjusting the V/III ratio and thus
a VSS-only mechanism may not be true [54]. In either case, a low V/III ratio is
desirable and in general, InAs NW growth occurs over a limited range of growth
conditions compared to other III–V semiconductors such as GaAs. A recent
report of InAs NWs grown in GaAs (1 1 1)B substrates shows that planar growth
is common along the 〈1 1 2〉 directions [55].
In this study, InAs NWs were grown on (0 0 1) GaAs substrates at several
different growth temperatures under otherwise equivalent growth conditions.
Following [54], a relatively low V/III ratio of 50 was used and corresponds to an
80 sccm flow rate for both AsH3 and the In precursor trimethylindium (TMI).
Figure 2.4(a)–(d) shows SEM images of InAs NWs grown at four different
temperatures between 380 and 450 ◦C. At or above 400 ◦C [Fig. 2.4(a)–(b)],
metal-seeded NW growth is completely absent and only 3D InAs island growth
is seen. At 400 ◦C [Fig. 2.4(c)], the 3D island growth disappears; instead NWs
(terminated by Au seed particles) grow out of the plane of the substrate surface.
The majority of these NWs grow without a particular orientation and show
multiple kinks along the axial growth direction, suggesting a non-epitaxial
relationship with the substrate. At 380 ◦C [Fig. 2.4(d)], out-of-plane kinked
NWs are still visible; however, a small percentage (∼ 30%) of NWs are planar
and self-aligned with each other. On closer inspection [inset of Fig. 2.4(d)] the
planar InAs NWs appear to have grown laterally and epitaxially on the (0 0 1)
GaAs surface. Similar planar InAs NW growth was observed on InAs (0 0 1)
substrates at the 380 ◦C growth temperature; interestingly the yield of InAs
planar NWs was significantly higher on the (0 0 1) GaAs substrate. This may
not be surprising considering the low surface energy between Au and GaAs
which may promote planar growth preferentially on the (0 0 1) GaAs
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surface [55]. Presumably, the InAs planar NWs on the (0 0 1) GaAs surface are
full of misfit dislocations because of the large lattice mismatch between InAs
and GaAs. However, further work will be necessary to determine the structural
characteristics of the InAs planar NWs. After this preliminary study, the planar
growth mode described in detail for GaAs NWs clearly can be extended to other
III–V materials.
2.5 Multi-stack planar nanowires
It was shown in Section 2.2 that epilayer growth can be favored over the VLS
growth mode when the growth temperature is increased above a critical
temperature. For planar GaAs NWs grown with TMG and AsH3 precursors,
this temperature is roughly 470 ◦C, corresponding to the complete pyrolysis of
TMG. When growth occurs significantly above this temperature, axial growth of
the GaAs planar NW ceases while epitaxial growth on the substrate surface and
NW sidewalls becomes thermodynamically favorable. Shown in Fig.2.5(a)–(b)
are Au-seeded GaAs planar NWs that were first grown at a temperature of 475
◦C and then covered with a thin 10 nm Al20Ga80As epitaxial layer grown at an
elevated temperature of 625 ◦C. The thin epitaxial shell conforms around the
planar NW and the entire structure has the appearance of a long mound.
Interestingly, the Au seed particles remained on top of the growth surface and
were elevated during the growth. In this manner, it is possible to grow stacks of
planar NWs by modulating between the VLS and epitaxial growth modes. A
single Au seed particle can then be used to generate multiple NWs (one for each
layer). For example, a dual-stack of GaAs planar NWs was grown with a
four-step process and is shown in Fig. 2.5(b)–(c). Au seed particles were first
deposited on the GaAs (0 0 1) surface followed by growth of a 50 nm thick
Al50Ga50As at 625
◦C. During this epilayer growth, the Au elevated and
remained on the surface such that planar GaAs NWs 1 µm in length could be
grown at 460 ◦C. This was followed by growth of a 90 nm thick Al50Ga50As
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epilayer at 625 ◦C and, finally, the growth of a second layer of planar GaAs NWs
at 460 ◦C. Shown in Fig. 2.5(c) is a high-magnification SEM image showing two
NWs that were grown with a single Au seed particle. The view of the NW from
the first layer has been covered up by the 90 nm thick Al50Ga50As, whereas the
NW from the second layer is in view on the substrate surface. Evident from Fig.
2.5(b) is that the two layers of NWs are spatially incoherent, most likely because
of Au seed particle movement during the epilayer growth. In another
experiment, it was confirmed that multiple layers of NWs will remain spatially
coherent with each other if the middle epitaxial layer is kept below a thickness of
about 30 nm. For example, shown in Fig. 2.5(d) is the result of the growth of
four NW layers from a single Au seed particle where the NW on the fourth layer
is seen to be terminated by the single Au seed particle. In this case, both the
NWs and epilayers consisted of GaAs. The epilayers were kept sufficiently thin
such that spatial coherence between the NW layers was maintained. Noticeable
in Fig. 2.5(d) is that the growth rate decreases with each additional NW layer
and the NW growth direction occurs along the same 〈1 1 0〉 direction. The
decrease of the growth rate is most likely related to out-diffusion of Au during
epitaxial growth and modification of the seed particle composition with
increased number of NW layers. The size of the Au seed particle tends to
increase with each additional NW layer, again suggesting a large modification of
the seed particle composition.
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2.6 Figures and tables
Figure 2.1: SEM images of GaAs NWs grown on (0 0 1) GaAs substrates at
several different temperatures (420 – 520 ◦C) with MOCVD. (a-b) At 460 ◦C,
mostly planar GaAs NWs are observed. Planar NWs grow in the plane of the
growth surface and axially align along anti-parallel 〈1 1 0〉 directions. (c) At 420
◦C, 〈1 1 1〉B NWs are mostly observed. (d) At 520 ◦C, tapered planar NWs are
observed from reduced VLS axial growth rate and enhanced NW sidewall
deposition. Figure adapted from [44] with permission (© 2008 American
Chemical Society).
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Figure 2.2: Arrhenius plot of the GaAs planar NW growth rate. All data points
were obtained with equivalent growth conditions (excluding temperature) and 2
min growth times. The shaded region corresponds to the ideal temperature
range for planar NW growth. The dashed line is a guide for the eyes. Figure
adapted from [44] with permission (© 2008 American Chemical Society).
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Figure 2.3: TEM images of planar GaAs NWs viewed along a 〈1 1 0〉 direction.
(a) Low-magnification TEM image of 〈1 1 0〉 planar NW without stacking faults.
(b) HRTEM image of the NW-substrate interface showing that the NW is
epitaxial. The top half of the NW delaminated during sample preparation and is
not visible. (c,d) TEM images of the (c) Type I and (d) Type II Au-GaAs
interfaces. Insets show defect-free zinc-belende (scale bars are both 2.5 nm).
Figure adapted from [44] with permission (© 2008 American Chemical Society).
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Figure 2.4: SEM images of InAs NWs grown on (0 0 1) GaAs substrates at
several different temperatures (380 – 450 ◦C) with MOCVD. (a,b) Primarily 3D
InAs island growth is observed for both (a) 450 ◦C and (b) 420 ◦C growth
temperatures. (c) Island growth disappears at 400 ◦C and is replaced by kinked
NWs. (d) Kinked and planar InAs NWs are both observed at 380 ◦C. Inset
shows detail of a InAs planar NW.
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Figure 2.5: SEM images of multi-stacked planar GaAs NWs. (a) Planar GaAs
NW covered with a 10 nm Al0.20Ga0.80As epilayer. The Au seed elevated and
remained on the substrate surface during growth. (b) Low-magnification view of
dual layer of planar GaAs NWs. The first layer of NWs is buried underneath a
90 nm thick Al0.50Ga0.50As epilayer. The second layer of NWs is in view on the
substrate surface. (c) High-magnification view of dual layer of planar GaAs
NWs. A single Au seed particle was used to grow both the buried NW and the
NW in view on the surface. (d) Four-layer stack of planar GaAs NWs grown
with a single Au seed particle (see text for details).
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CHAPTER 3
TRANSFER-PRINTED PLANAR III–V
NANOWIRES
For a number of applications it is desirable to transfer NWs from their growth
substrate onto another substrate. For example, III–V materials can be
integrated with Si without the issues related to epitaxial growth of mismatched
materials. Nanowires can also be deposited onto polymer or paper for use in
applications requiring mechanically compliant substrates. Transfer of NWs to
another substrate can be relatively easily achieved for out-of-plane NWs as they
can be sonicated in solution and dispersed onto any host substrate, although
control of both the absolute position and relative alignment is not easily
achieved. Several tools and techniques have been developed to align NWs on a
host substrate such as the Langmuir-Blodgett trough [56], blown bubble film
technique [57], dielectrophoresis [37], and microfluidics [58]; however, these
techniques either have difficulty controlling both position and alignment or are
not applicable for wafer-scale use.
For planar NWs, the unique growth properties of self-alignment along the
〈1 1 0〉 direction and epitaxial growth on the substrate can be exploited to
transfer-print the NWs to other substrates while maintaining position and
alignment. This can be done by growing planar NWs on a sacrificial layer that is
epitaxially grown on the substrate. The planar NWs can be be untethered from
the growth substrate by etching and removing the sacrificial layer. The
untethered NWs can then be transfered to another substrate with a transfer
stamp. In this chapter, the transfer printing of planar GaAs NWs onto Si
substrates will be examined.
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3.1 Planar nanowire transfer process
3.1.1 Growth of nanowires on sacrificial layer and release from
growth substrate
AlxGa1−xAs (x ≥ 0.5) can be etched using hydrofluoric acid (HF) with high
selectivity to GaAs and thus finds use as a sacrificial layer for GaAs based
materials. Furthermore, AlxGa1−xAs is nearly lattice-matched to GaAs for all
compositions and growth of high-quality epitaxial AlGaAs/GaAs layers is
relatively straightforward. To untether GaAs NWs from a GaAs substrate, the
NWs can be grown on an AlxGa1−xAs (x ≥ 0.5) sacrificial layer. However,
because AlxGa1−xAs is easily oxidized in air, Au seed particles cannot be
deposited on the AlxGa1−xAs surface and instead an in-situ method is employed
such that the sacrificial layer is grown after the Au seed particles are deposited.
A process that was used to untether planar NWs from a growth substrate is
schematically illustrated in Fig. 3.1. Au seed particles were first dispersed onto
a degreased (0 0 1) GaAs substrate [Fig. 3.1(a)] which was then annealed at 625
◦C in an MOCVD reactor as described in Chapter 2. After annealing, the
growth temperature was maintained at 625 ◦C and a thin (25 – 50 nm)
sacrificial Al0.50Ga0.50As epilayer was grown [Fig. 3.1(b)]. During this step, the
Au seed particles elevated such that they remained on the surface of the
Al0.50Ga0.50As epilayer. The temperature was then ramped down to 460
◦C and
allowed to stabilize before planar GaAs NWs were grown on top of the
Al0.50Ga0.50As epilayer [Fig. 3.1(c)]. The substrate was then cooled under AsH3
flow and removed from the reactor.
To release the GaAs NWs from the substrate, the Al0.50Ga0.50As epilayer was
removed with aqueous HF (49% HF) [Fig. 3.1(d)]. Shown in Fig. 3.1(e)–(f) are
the SEM images of such a process after the Al0.50Ga0.50As epilayer was etched
with HF, clearly demonstrating that the planar NWs remain aligned after the
removal of the sacrificial layer.
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SEM and TEM analysis was used to confirm that the morphological and
structural properties of the GaAs NWs grown on Al0.50Ga0.50As behave
identically to GaAs NWs grown directly on a GaAs substrate. A growth
substrate containing released GaAs NWs was sonicated in methanol, causing the
NWs to fall off the growth substrate and become suspended in solution. The
methanol solution with NWs was then dispensed onto a holey carbon grid for
viewing in a TEM. The GaAs NWs grown on Al0.50Ga0.50As are zinc-blende and
do not contain stacking faults (not shown). This observation is consistent with
the negligible lattice constant mismatch between GaAs and Al0.50Ga0.50As
(0.07%). The growth rates of GaAs NWs grown on the Al0.50Ga0.50As sacrificial
are nearly identical to the growth rate for NWs grown directly on a GaAs
substrate.
3.1.2 Optimization of sacrificial layer composition
The optimal aluminum content of the AlxGa1−xAs sacrificial was determined to
be x = 0.50 by comparing the etch properties of several different AlxGa1−xAs
layers from x = 0.50 to 0.75. A larger Al content is desirable to reduce the etch
time and limit any damage to the GaAs NW surface. However, for AlxGa1−xAs
layers with x > 0.50, a reduced NW growth rate was observed from increased
overgrowth on the highly reactive AlxGa1−xAs epilayer. Any overgrowth tends
to block release of the NWs from the growth substrate, making AlxGa1−xAs
with a high Al content unsuitable as a sacrificial layer with the particular
growth conditions used in this study. For x = 0.50 [Fig. 3.1(e)-(f)], the removal
of the sacrificial layer required an etch time greater than 10 min, although the
NWs were completely untethered from the growth substrate, whereas for
x = 0.75 (Fig. 3.2), completely different behavior was observed. In this case, a
thin GaAs overgrowth layer was unintentionally deposited on the surface of the
Al0.75Ga0.25As sacrificial layer during the NW growth step, resulting in planar
NW growth on the GaAs overgrowth layer rather than the sacrificial layer.
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Subsequently, the HF etch removed the sacrificial layer but undercut the thin
GaAs layer and NWs, forming a released membrane on the surface which
appears as a bubble on the surface shown in Fig. 3.2. It was found that this
membrane was unavoidable for x > 0.50 but not observed for x = 0.50 as long as
the NW lengths were kept below about 2 µm. It should be pointed out that it
may be possible to avoid the GaAs overgrowth layer for x > 0.50 through
modification of the growth conditions, but further study is needed.
3.1.3 Transfer of nanowires to arbitrary substrates
After the NWs are released from the growth substrate using the method
described above they can be removed and transfer-printed to another substrate.
Similar techniques that utilize an interfacial Au layer for the transfer of carbon
nanotubes [59, 60] can be used to transfer planar GaAs NWs to another
substrate. Such a process that was used to transfer planar GaAs NWs to a Si
substrate is illustrated in Fig. 3.3(a)–(d). Planar GaAs NWs were first released
from the growth substrate using the procedure described in the previous sections
followed by e-beam evaporation of 100 nm of Au onto the released NWs [Fig.
3.3(a)]. Using thermal release tape that was mounted on a
poly(dimethylsiloxane) (PDMS) stamp, the Au layer was peeled off the growth
substrate [Fig. 3.3(b)]. The Au layer tends to adhere poorly to the GaAs
surface; however, the bond between the released NWs and the Au layer is strong
enough that the NWs will remain attached to the Au layer after peeling. The
Au layer was then transfered to a bare Si (0 0 1) substrate and the entire
assembly was heated to 120 ◦C on a hot plate [Fig. 3.3(c)]. After heating, the
thermal tape will tend to lose its adhesion and the Au layer (with NWs) will
remain on the Si surface when the PDMS and thermal tape are peeled off [Fig.
3.3(d)]. Finally, the Au layer was removed with a 20 s KI/I2 wet etch, thus
revealing the aligned NWs on the Si surface [Fig. 3.3(e)–(f)]. The KI/I2 tends to
leave behind a scum that is visible in Fig. 3.3(e)–(f). Although a few misaligned
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NWs are observable in Fig. 3.3(e), the potential of the process is evident in Fig.
3.3(f) where planar NWs have remained perfectly aligned with each other.
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3.2 Figures and tables
Figure 3.1: Schematic (a)–(d) of the process used to release planar 〈1 1 0〉 GaAs
NWs from the GaAs (0 0 1) growth substrate: (a) Au seed particles were first
dispersed on the GaAs (0 0 1) followed by a 10 min anneal at 625 ◦C. (b) A thin
(25–50 nm) sacrificial Al0.50Ga0.50As epilayer was grown at T = 625
◦C. The Au
seed particle elevates above the sacrificial and onto the growth surface. (c) GaAs
NWs were grown at T = 460 ◦C. (d) GaAs NWs were released from the growth
surface when Al0.50Ga0.50As was removed with a HF wet etch. (e) SEM image of
released GaAs NWs clearly showing that the NWs remained aligned along the
〈1 1 0〉 direction after release. (f) SEM image of a NW that is partially released
from the substrate. The arrow points to the remaining sacrificial layer. Figure
adapted from [44] with permission (© 2008 American Chemical Society).
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Figure 3.2: A SEM image showing the results of the GaAs planar NW release
process after HF etch when a Al0.75Ga0.25As sacrificial layer was used.
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Figure 3.3: Schematic (a)–(d) of the process used to transfer highly aligned
〈1 1 0〉 GaAs NWs to a Si (0 0 1) substrate: (a) Planar GaAs NWs were released
from the growth substrate and covered with 100 nm thick evaporated Au layer.
(b) The Au layer with NWs was transferred to thermal release tape that was
mounted onto a PDMS stamp. (c) The PDMS/thermal tape and Au layer with
NWs were transferred to a Si (0 0 1) substrate and then heated to 120 ◦C
allowing the thermal tape to release the Au layer onto the Si surface. (d) The
Au layer was wet etched with KI/I2 to reveal aligned GaAs NWs on the Si
surface. (e) Low-magnification SEM image of planar GaAs NWs on the Si
surface. (f) High-magnification SEM image of the planar GaAs NWs on the Si
surface showing the precise alignment that is possible with the transfer process.
Figure adapted from [44] with permission (© 2008 American Chemical Society).
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CHAPTER 4
GALLIUM ARSENIDE MESFET WITH A
PLANAR NANOWIRE CHANNEL
Continued scaling of logic transistors into the nanometer-regime have required
substantial modification to the front-end complementary
metal-oxide-semiconductor (CMOS) process through the introduction of strained
Si channel technology, high-k gate dielectric and metal gate materials in
addition to aggressive scaling of gate length and other critical dimensions.
However, further scaling below the 22 nm node will require additional innovation
to continue the performance enhancements along with dimension scaling
including the possible introduction of new channel materials or channel
configurations to replace the standard Si planar technology. Semiconductor
NWs have been identified by the International Technology Roadmap for
Semiconductors (ITRS) as a possible replacement for the channel in
conventional CMOS architecture below the 22 nm node [61]. Nanowires are
attractive because the growth through a bottom-up approach limits
process-induced damage and enables aggressive scaling of critical dimensions.
The inherently 3D NW allows formation of a wrap-around gate with increased
electrostatic control over the channel, which reduces small-channel effects such
as drain-induced barrier lowering (DIBL) [2]. Furthermore, the ability to
introduce heterostructures along the axial or radial directions of the NW gives
increased functionality not possible with conventional CMOS processing and
may lead to additional applications for NWs beyond logic devices.
III–V NWs are of interest because of high electron mobility and relatively long
ballistic transport length. Integration remains a challenge and poses a limit to
the adoption of III–V NWs as a viable CMOS replacement or, more generally,
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for use in very-large-scale integrated (VLSI) circuits. Vertically standing
field-effect transistors (FETs) can be fabricated with out-of-plane 〈1 1 1〉B NWs
grown on (1 1 1)B substrates, but they require several difficult deposition and
etch steps with high aspect ratio. Alternatively, out-of-plane NWs can be
transferred onto another substrate and laid horizontally, but control of both NW
position and alignment has not been achieved. Twinning and stacking faults are
commonly observed in 〈1 1 1〉B NWs and may reduce carrier mobility.
As described in previous sections, planar III–V NWs have several
characteristics that may make them better suited as a FET channel material.
Planar NWs are highly integratable because of the self-alignment along the
〈1 1 0〉 directions. The in-plane nature of the growth does not require advanced
processing for device fabrication. The lack of defects in 〈1 1 0〉 planar NWs is
expected to give improved electron transport characteristics over 〈1 1 1〉B NWs.
III–V planar NWs can also be transfer-printed to arbitrary substrates with
controlled alignment and positioning. In this chapter, the use of a GaAs planar
NW as the channel material for a FET will be demonstrated through fabrication
of a metal-semiconductor field effect transistor (MESFET). There have been
several prior reports of MESFETs formed with various NW materials including
InGaAs [62], CdS [63], ZnO [64], and GaN [65]; however, the work reported in
this chapter is the first demonstration of a GaAs NW-MESFET. The chapter
begins with a brief review of MESFET dc operation followed by description of
the NW-MESFET fabrication process and analysis of the electrical
characteristics.
4.1 MESFET dc operation
Illustrated in Fig. 4.1, the MESFET is a three-terminal device in which a
Schottky barrier gate is used to control the flow of majority carriers in a n-type
conducting channel between source and drain terminals. GaAs is frequently used
as the channel material of a MESFET because of its wide bandgap and resulting
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large Schottky barrier height which is necessary to ensure low static power
operation. The conducting channel for the MESFET is usually n-type because
of the high electron mobility relative to hole mobility for many semiconductors.
The underlying substrate should be insulating (e.g. semi-insulating GaAs) to
ensure electrical isolation between adjacent devices and good high-frequency
performance. Shown in Fig. 4.2 is the band diagram of the Schottky barrier
formed between the gate metal and n-type channel. Without bias, a built-in
voltage (Vbi) and hence a region depleted of free carriers exists at the
metal-semiconductor interface (shaded region underneath the gate in Fig. 4.1).
The n-type channel is designed such that the depletion thickness is less than the
channel thickness, and thus the device will conduct current with a small applied
drain bias when the gate is unbiased with respect to the source. With an applied
negative gate voltage the depletion thickness is increased and the channel
conductance is reduced. With increasingly negative gate voltage, the depletion
thickness will eventually reach the underlying substrate and the channel will
become pinched off, turning off the MESFET. Similar to an MOS device, the
MESFET operates in one of two different regimes when it is turned on. At low
drain bias the MESFET will act as a voltage controlled resistor; although if the
drain bias is significantly high, the channel can be pinched off at the drain side
and the device will behave instead like a voltage controlled current source.
4.2 Planar nanowire MESFET
4.2.1 Fabrication
A GaAs MESFET was fabricated by using an n-type GaAs planar NW as the
conducting channel. Planar GaAs NWs were first grown on a semi-insulating
(SI) (0 0 1) GaAs substrate using Au seeds in an atmospheric pressure Thomas
Swan MOCVD reactor. Colloidal Au seed particles with 250 nm nominal
diameter were dispersed onto the growth substrate which was then loaded into
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the MOCVD reactor. The substrate was annealed at 625 ◦C for 10 min under
AsH3 overpressure to remove the native oxide and alloy the Au seed particles
and GaAs substrate. The GaAs NWs were then grown at 460 ◦C using TMG
and AsH3. Disilane (Si2H6) was also introduced to the reactor to intentionally
dope the NWs n-type as a group III substitutional impurity. After growth,
conventional ultraviolet (UV) lithography was used to define the contact
windows for subsequent e-beam metal evaporation and liftoff. Ohmic drain and
source contacts were first formed by evaporation of Ge/Au/Ni/Au metals
followed by a rapid thermal anneal at approximately 400 ◦C for 10 s. The
Schottky gate contact was then formed with evaporated Ti/Au metals without
anneal. For ease of fabrication, the gate and drain/source contacts and probe
pads were deposited directly on the SI substrate without isolation. Shown in
Fig. 4.3(a)-(b) and Fig. 4.4(a)–(b) are illustrations and SEM images,
respectively, of a fully processed planar NW-MESFET. The device examined in
this chapter has a gate length of 4.1 µm and a drain-to-source spacing of 7.8 µm.
The cross section of the planar NW along the transverse direction is trapezoidal
with {1 1 1} sidewall facets (angled 54.7◦ from the substrate surface) and a
(0 0 1) top facet [illustrated in Fig. 4.3(b)]. The device then naturally forms a
trigate structure with geometry and dimensions that were completely controlled
during the NW growth. The dimensions of the base, top facet, and height of the
trapezoidal cross section are 282, 96, and 131 nm, respectively, with little
variation along the length of the NW.
4.2.2 Electrical dc characteristics
Shown in Fig. 4.5(a) is the two-terminal current-voltage (I–V ) curve between
the drain and source contacts that was measured before deposition of the gate
contact. For |V DS| less than about 2 V, the I–V curve is linear thus indicating
good ohmic contacts to the NW. However, for |V DS| > 2 V, the current clearly
saturates, likely a result of electron velocity saturation in the NW channel.
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Velocity saturation occurs at an electric field magnitude of approximately 3
kV/cm, which corresponds well to the electric field required for velocity
saturation in bulk GaAs, therefore implying bulk-like transport characteristics in
the NW. Using the drift current equation J = qnvs and the carrier concentration
calculated in the following section, the electron saturation velocity (vs) is
estimated to be about 107 cm/s when the effect of contact resistance is ignored,
again matching closely with bulk GaAs. Shown in the inset to Fig. 4.5(a) is a
comparison of the NW current and leakage through the SI substrate. The
substrate leakage was measured on an immediately adjacent set of drain/source
contacts without a bridging NW and is roughly three orders of magnitude
smaller than the NW current and therefore can be neglected from any analysis.
Shown in Fig. 4.5(b) is the gate I-V characteristic of the gate with the drain
and source both grounded and a clear Schottky diode behavior. A Schottky
barrier height (ΦB) of 423 mV was extracted assuming a classic thermionic
emission model such that
ΦB =
kT
q
ln
(
AA∗T 2
Is
)
(4.1)
where A is the diode area, A∗ is the Richardson constant and is taken to be 8
A · cm−2 ·K−2, T is room temperature, Is is the saturation current, and kT is
the thermal voltage. Is is determined by linearly extrapolating the measured
Schottky I-V curve [Fig. 4.5(b)] to zero voltage bias on a semilog scale.
The IDS–V DS family of curves [Fig. 4.6(a)] was obtained by measuring the
drain current (IDS) while incrementing the gate voltage (V GS) and sweeping the
drain voltage (V DS). The device exhibits long-channel characteristics with a
well-defined transition from the linear to saturation region. In the saturation
region, IDS is nearly flat with increasing V DS with a maximum saturation drive
current of 4.6 µA/µm where the device width is defined as the width of the base
of the trapezoidal NW cross section [see Fig. 4.3(b)]. The transfer characteristic
(IDS–V GS) was obtained by measuring IDS while incrementing V DS and
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sweeping V GS [Fig. 4.6(b)]. A threshold voltage (V T) of −282 mV was extracted
by linearly extrapolating from the point of maximum transconductance (gm) to
zero IDS. The ION/IOFF ratio of the device is about 240 and the subthreshold
swing (SS) is approximately 150 mv/dec [inset of Fig. 4.6(b)]. A maximum gm
of 23 ms/mm is obtained for V DS = 0.5 V.
4.2.3 Doping concentration
The donor doping concentration (Nd) can be determined by finding the value of
Nd that will cause channel pinchoff at the threshold bias conditions by solving
Poisson’s equation for the transverse cross section of the NW [i.e. Fig. 4.3(b)].
Considering only ionized donor and electron concentrations, Poisson’s equation
can be written as
−∇2Φ = q
s
(Nd − n) = qNd
s
(
1− eqΦ/kT ) (4.2)
where Φ is the potential, s is the dielectric permittivity of GaAs (≈ 13.10), and
Maxwell-Boltzmann statistics are assumed. Quantum mechanical effects are
ignored because of the relatively large NW size. A simple analytical solution is
not possible for (4.2) because of the trapezoidal cross section of the planar NW;
instead the finite element method (FEM) is used for a numerical solution. The
boundary conditions at the side and top facets are chosen to match the bias
conditions at device threshold and are set to Vbound = −V bi + V T − V DS, where
V bi is the the built-in voltage, and V DS is the drain bias used to extract V T. In
this case, V DS = 0.1 V and V T = −0.282 V. V bi is equal to ΦB = 423 mV minus
the term (kBT/q) ln[Nc/Nd] which is necessary to account for the offset between
the conduction band edge and Fermi level in the semiconductor far from the
junction (see Fig. 4.2). The SI substrate was treated as an ideal insulator and a
vanishing electric field normal to the interface was assumed. This approximation
will hold for large NWs but will need to be reconsidered as the NW is scaled
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smaller and the effect of the depletion region at the NW-substrate interface
becomes nonneglible. Using these boundary conditions to solve (4.2) and
iterating until a value of Nd was found that just pinched off the channel at the
threshold bias conditions, the doping concentration was determined to be
Nd = 2.3 · 1017 cm−3.
4.2.4 Low-field electron mobility
The low-field electron mobility (µn) was extracted from the three-terminal
electrical measurements by modeling the NW-MESFET as a long-channel device
with arbitrary cross-sectional geometry. The active gated portion of the
NW-MESFET can be modeled using the gradual channel approximation to
simplify the analysis. Within the gradual channel approximation, the rate of
potential variation along the channel is assumed very small such that the 3D
problem is broken up into a 2D problem of solving Poisson’s equation to
determine the depletion thickness modulation with an applied gate bias and a
1D problem of solving the drift-current equation along the channel with an
applied drain bias. Evident in Fig. 4.4(b), there is a significant ungated portion
of the NW between the edges of the gate and drain/source contacts. These
ungated regions need to be included in the model as series resistance to
accurately extract µn. Shown in Fig. 4.7(a) is an equivalent circuit for the NW
with inclusion of both the ungated (represented as passive resistors) and gated
portions (represented as transistor) of the NW. Reduced potentials V ′GS and V
′
DS
are established such that
V ′GS = VGS −RSIDS (4.3)
V ′DS = VDS − IDS(RD +RS) (4.4)
where RS and RD are the source and drain series resistances. The values RS =
38 kΩ and RD = 40 kΩ were determined from the resistance per unit length
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(Rl = 23.5 kΩ/µm) of the ungated NW portion that was extracted from the
linear region of the two-terminal I-V data in Fig. 4.5(a). The drain/source
contact resistance was not measured directly and instead was partially lumped
into RS and RD, although this leads to an underestimation of the contact
resistance and µn. In the linear regime of operation, using the drift-current
equation it is straightforward to show that the current (ICH) at any point (x ) in
the gated portion of the NW channel is
|ICH | = qNdµnA (V ′GS, Vx)
dVx(x)
dx
(4.5)
where Vx(x) is the channel potential, and A (V
′
GS, Vx) is the generalized
cross-sectional area of the undepleted conducting region of the channel and is a
function of both V ′GS and Vx. By integrating (4.5), the drain current (IDS) can
be calculated as
IDS = (qNdµn/L)
Vx(L)=V ′DS∫
Vx(0)=0
A (V ′GS, Vx) dVx (4.6)
where L is the gated channel length. The integral in (4.6) can be numerically
evaluated at a particular value of V ′GS by solving (4.2) to calculate and sum the
values of A (V ′GS, Vx) for incremental values of Vx between Vx = 0 and Vx = V
′
DS.
Equation (4.6) can then be solved in a self-consistent manner with (4.4) and
(4.4) such that the current is the same in both the ungated and gated regions of
the NW channel.
The low-field electron mobility (µn) can be extracted from (4.6) by using µn
as a fitting parameter to fit (4.6) to measured IDS–V DS curves. With this
approach, a mobility of 4120 cm2/V · s was extracted from the device with a
doping concentration of Nd = 2.3 · 1017 cm−3 (determined in the previous
section). A value of µn was extracted for a total of five devices and is
summarized in Table 4.1. The electron mobility as a function of doping
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concentration corresponds with reported values of mobility in bulk GaAs,
confirming the excellent material quality of the GaAs planar NWs [66].
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4.3 Figures and tables
Figure 4.1: A simplified illustration of the cross section of a MESFET. The
shaded region underneath the gate corresponds to the depletion region at the
metal-semiconductor interface.
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Figure 4.2: The band diagram of an ideal metal-semiconductor interface where
ΦB is the Schottky barrier height, Vbi is the built-in voltage, EF is the Fermi
level, EC is the conduction band edge, and LD is the depletion thickness.
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Figure 4.3: (a,b) Illustration of the NW-MESFET cross section along the (a)
longitudinal and (b) transverse directions, respectively. Adapted with
permission from [45] (© 2009 IEEE).
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Figure 4.4: (a,b) SEM images of a fully processed planar NW-MESFET (a)
viewed at an oblique angle and (b) viewed perpendicular to the substrate
surface. Adapted with permission from [45] (© 2009 IEEE).
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Figure 4.5: (a) Two-terminal I-V characteristics between the source and drain of
a planar GaAs NW-MESFET before gate deposition. Inset shows a comparison
between the NW current and substrate leakage current on a log-log scale. (b)
Schottky gate I–V characteristics of a planar GaAs NW-MESFET with the
drain and source grounded. Adapted with permission from [45] (© 2009 IEEE).
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Figure 4.6: (a) Planar GaAs NW-MESFET IDS − V DS family of curves for
V GS = -0.4 to 0 V with 50-mV steps. (b) Planar GaAs NW-MESFET IDS−VGS
transfer characteristics for VDS = 0.1 to 0.5 V with 100-mV steps. Inset shows
IDS − V GS plot on a semilog scale. Adapted with permission from [45] (© 2009
IEEE).
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Figure 4.7: (a) Equivalent circuit for a NW-MESFET that was used to model
the device I–V characteristics in the linear regime. (b) Modeled and
experimental IDS − V DS family of curves in the linear regime. The modeled data
were calculated using µn = 4120 cm
2/V · s. Adapted with permission from [45]
(© 2009 IEEE).
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Table 4.1: Electron mobilities (µn) extracted from electrical data taken from five
NW-MESFETs with different NW channel doping concentrations.
Device number Doping concentration (cm−3) Mobility (cm2/V · s)
1 1.9 · 1017 4540
2 2.2 · 1017 4350
3 2.3 · 1017 4120
4 4.4 · 1017 2940
5 5.3 · 1017 1980
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CHAPTER 5
CONCLUSION
5.1 Outlook for planar III–V nanowires
The viability of the III–V planar NW as a useful nanoelectronic and
nanophotonic building block will depend on the ability to (1 ) selectively dope
the NW both n-type and p-type; (2 ) passivate the NW surface; (3 ) form
heterojunctions along the axial direction of the planar NW; and (4 ) control the
〈1 1 0〉 growth direction.
5.1.1 P-type doping
Although n-type doping of GaAs planar NWs with Si2H6 has been demonstrated
(see Chapter 4), p-type doping along the axial direction with the VLS
mechanism (and ultimately pn junctions) has not yet been shown. P-type
doping is critical for applications in electrically pumped lasers, photodetectors,
light-emitting diodes, and transistors. Initial p-type doping experiments show
that the introduction of Zn as a p-type dopant tends to perturb the growth of
GaAs NWs and introduce twinned regions [67]. Furthermore Zn diffusion into
the growth substrate appears to be an issue. Carbon may be a more suitable
alternative: the NW can either be intentionally doped with a suitable precursor
(e.g. CBr4) or unintentionally doped from the metalorganic TMG during
MOCVD growth by reducing the V/III ratio.
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5.1.2 Passivation of the nanowire surface
The scalability of III–V NWs (and NWs in general) is limited by the Fermi level
pinning that occurs at the surface of a III–V material that is exposed to air, and
thus a passivation scheme is necessary for highly scaled planar nanowires. The
surface Fermi level for bulk GaAs is pinned approximately halfway between the
conduction and valence bands and thus tends to deplete the surface of free
carriers. This effect is exaggerated in NWs because of the high
surface-to-volume ratio; a GaAs NW needs to be about 200 nm in diameter or
larger at modest doping concentrations such that the NW is not completely
depleted. Hence, the NW-MESFET described in Chapter 4 cannot be scaled
much smaller, an important drawback of the NW-MESFET design. On the
other hand, a MOS structure is possible if the III–V surface is properly
passivated either through a chemical treatment or, more likely, through
deposition of a passivating insulator such as Al2O3. The latter has been used for
the fabrication of GaAs and InGaAs MOSFETs with promising results [68]. A
planar NW-MOSFET can be more deeply scaled and will exhibit improved
electrical characteristics such as a higher ION/IOFF ratio.
For photonics applications, surface passivation of III–V NWs will be critical
for efficient light emission and detection. This can be obtained through the
formation of a core-shell structure such that the III–V NW core is wrapped with
an epitaxially grown semiconductor core with a higher bandgap energy. For
example, photoluminescence from GaAs NWs has been shown to increase when
the GaAs core is passivated with an AlxGa1−xAs shell [69].
5.1.3 Heterojunctions along axial direction
Shown in Chapter 2, the planar NW growth mechanism applies to both InAs
and GaAs and may be applicable to other semiconductor materials. Once planar
NWs can be controllably grown with other semiconductor materials, a logical
extension is to introduce heterojunctions along the axial direction of the NW.
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For example, a GaAs/InxGa1−xAs/GaAs heterojunction can be formed in a
GaAs planar NW to create a spatially controlled single quantum dot. Although
it is not yet clear how the multi-planed growth front (see TEM results, Chapter
2) will affect heterojunction formation; this needs further study. Because of the
epitaxial nature of the relationship between the NW and growth substrate, it is
expected that the critical dimensions (before introduction of misfit dislocations)
of any strained regions within the planar NW will be smaller than what is
possible which free-standing (i.e. 〈1 1 1〉) NWs.
5.1.4 Control of 〈1 1 0〉 growth direction
The self-aligned nature of the planar NW growth along 〈1 1 0〉 directions enables
integration of planar NWs on a large-scale. However, this is contingent on the
ability to controllably grow NWs in one of the two possible 〈1 1 0〉 growth
directions. Preliminary results show that the planar NW growth direction (with
respect to the growth surface) can be modified through a non-lithographic
technique by introducing an offcut to the (0 0 1) substrate [67]. The introduction
of diffusion barriers during growth may be a lithographic means of controlling
the growth direction but has not been studied yet.
5.2 Summary
In conclusion, planar III–V NWs are a new nanoelectronic and nanophotonic
building block. Planar NWs can be grown under controlled growth conditions
with MOCVD, self-aligned along the 〈1 1 0〉 directions on (0 0 1) substrates. The
morphology and yield of planar NWs can be controlled primarily through
temperature. A wide growth temperature window of 470 ± 10 ◦C was
determined for planar GaAs NWs, whereas growth of planar InAs NWs occurred
only below 400 ◦C. TEM analysis of the 〈1 1 0〉 planar GaAs NWs confirmed
they are largely defect-free and without the stacking faults that are commonly
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observed in 〈1 1 1〉B NWs and exhibit excellent carrier transport characteristics.
By using an n-type doped planar GaAs NW, the first NW based GaAs
MESFET was demonstrated and found to exhibit excellent dc characteristics
and high low-field electron mobility. Planar NWs can be transferred to arbitrary
substrates by growing them on a sacrificial substrate, followed by
transfer-printing. Using this technique, the first large-scale technique to transfer
NWs aligned and positioned on another substrate was shown. With these
properties, the planar NW is a suitable bottom-up approach to
high-performance nanoelectronics and nanophotonics at the nanometer-scale.
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